Normal view MARC view ISBD view

Design through verilog HDL /

Padmanabhan, T.R.. ,

Design through verilog HDL / T. R. Padmanabhan, B. Bala Tripura Sundari.

ISBN: 0471441481

Subjects--Topical Terms:
Verilog (Computer hardware description language).

LC Class. No.: TK7885.7 / .P33 2004

Place recall
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)