Designing digital computer systems with Verilog / David J. Lilja and Sachin S. Sapatnekar.
Material type:
- text
- unmediated
- volume
- 052182866X
- TK7885.7 .L54 2005
Item type | Current library | Call number | Status | Date due | Barcode | |
---|---|---|---|---|---|---|
Books - Printed | PERPUSTAKAAN GUNASAMA HAB PENDIDIKAN TINGGI PAGOH Main Library General | TK7885.7 .L54 2005 (Browse shelf(Opens below)) | Available | 1000123965 |
Browsing PERPUSTAKAAN GUNASAMA HAB PENDIDIKAN TINGGI PAGOH shelves, Shelving location: Main Library General Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
TK7885.7 .B67 2015 HDL with digital design : VHDL and Verilog / | TK7885.7 .C55 1999 Modeling, synthesis, and rapid prototyping with the Verilog HDL / | TK7885.7 .L44 2000 VHDL Coding and logic synthesis with synopsys / | TK7885.7 .L54 2005 Designing digital computer systems with Verilog / | TK7885.7 .M42 2012 Beginning digital from a VHDL perspective / | TK7885.7 .M56 2008 FSM-based digital design using Verilog HDL / | TK7885.7 .M57 2007 Hardware verification with SystemVerilog : an object-oriented framework / |
1 3
There are no comments on this title.
Log in to your account to post a comment.